Introduction
In recent years, the SOI technology has started to be used as the mainstream technology in CMOS LSIs to maintain the performance gain according to the Moore's law.
Although RF/analog LSIs, DRAMs, imagers and so on have been demonstrated on the SOI substrates recently, there are some challenges in fabricating these circuits on SOI,
particularly DRAMs on SOI substrate [1] . Patterned SOI technology [2, 3] is a realistic method to integrate RF/analog circuits, DRAMs, imagers, which are fabricated over bulk silicon regions, together with high-speed and low-power logic circuits that built over SOI regions. Therefore, use of patterned SOI substrate for system-on-a-chip integration will help circumambulate the constraint and widen the degree of freedom in design and fabrication.
In addition, patterned SOI technology is also attractive for fabrication of a novel DSOI (drain and source on insulator)
MOSFET, where the drain and source regions were positioned on the patterned buried oxide layers while the channel region is left connected to the substrate to eliminate the floating-body and self-heating effects of SOI devices [4] .
SIMOX is one of the most promising techniques for fabricating patterned SOI materials because of its simplicity, maturity and compatibility with silicon LSIs manufacturing processes [5] [6] [7] . However, it is very difficult to obtain high quality patterned SOI materials due to the formation of patterned BOX layers in silicon wafers by high-dose oxygen implantation. In the present work, an effort was made to fabricate high quality patterned SOI wafers by masked low-dose and low-energy SIMOX technique.
Experiment
The starting materials were 100 mm p-type (100) CZ silicon wafers. A thermal oxide of 500 nm was firstly grown and structured as mask by reactive ion etching. 16 O + were implanted into the masked wafers with doses of 2.0 and 3.5×10 17 cm -2 at optimized energies of 50 and 100 keV, respectively [8] . During the ion implantation, the wafer temperature was kept at 680 °C. After etching out mask by diluted HF, the sample was subsequently annealed at 1300 °C for 5 h in argon ambient with oxygen less than 3%. In addition, the XTEM micrograph did not reveal the presence of any structural defect around the BOX edge. This indicates the defect density lower than 10 5 cm -2 , the detection limit of the TEM. However, in the case of high-dose patterned SOI materials [5, 6] , the defect density was very high (~10 8 cm -2 ) and the defects extended out of the BOX edge about 2~3 micrometers [5] . Fig. 1 also illustrates that the surface from the SOI to bulk silicon regions was exceptionally flat with no height step between the silicon surfaces in the SOI region and the bulk region. The planarity is much superior to that of the high-dose patterned SOI materials. Bentum et al. [5] reported that the height difference between the SOI and bulk were ejaculated into the matrix and became self-interstitials to provide necessary space for BOX layers formation [9] .
Results and discussion
These generated silicon interstitials migrated to the surface through the bulk silicon region and epitaxially grew on the surface. Therefore, the surface of the low-dose patterned SOI material was remarkably planar.
Conclusion
In summary, masked low-dose and low-energy SIMOX is an elegant method for fabrication of patterned SOI materials with quality superior to those prepared by conventional techniques. The patterned SOI materials prepared with such masked SIMOX technique exhibit high quality featured by low-density-defect transition of SOI and bulk silicon region and high degree of surface planarity. The formed patterned SOI materials are very attractive for SOC and novel DSOI MOSFET applications. Substrate BOX BOX
SOI
-637 -
